This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.


System object: hdlverifier.FPGADataReader
Package: hdlverifier

Configure data type for the data captured from a signal




setDataType(DC,name,type) specifies the data type, type, for the data captured from a signal, name.

Input Arguments

expand all

This object is the customized object you created using the FPGA Data Capture Component Generator app.

Specify a signal name matching one that you configured when you generated the object. The signal must be configured as a data signal.

The bit width of the data type must match the bit width of the captured signal. This size is the width you specified for the port on the generated IP.