Mouseover text to see original. Click the button below to return to the English version of the page.
Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.
Translate This Page
MathWorks Machine Translation
The automated translation of this page is provided by a general purpose third party translator tool.
MathWorks does not warrant, and disclaims all liability for, the accuracy, suitability, or fitness for purpose of the translation.
Custom IP Core Generation
Generate HDL IP core from your DUT for deployment to the default system
reference design or custom reference design registered with the
HDL Coder™ can generate a custom HDL IP core that you can deploy to the
Intel® FPGA boards. You can integrate the generated IP core into the
default system reference design or into your own custom reference design
that you register for the board.