This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

MATLAB AXI Master

Access AXI slave memory on FPGA board from MATLAB®

Access on-board memory locations from MATLAB, using the MATLAB AXI Master IP in your FPGA design, and the aximaster object. The object connects to the IP over the JTAG cable, and allows read and write commands to slave memory locations from the MATLAB command line.

Functions

setupAXIMasterForVivado Add AXI master IP path to Vivado project
readmemoryRead data out of AXI4 memory-mapped slaves
writememoryWrite data to AXI4 memory-mapped slaves
releaseRelease JTAG cable resource

Objects

aximaster Read and write memory locations on an FPGA board from MATLAB

Topics

Set Up for MATLAB AXI Master

High-level steps for accessing memory on an FPGA board from MATLAB

Ethernet MATLAB as AXI Master

Integrate and configure Ethernet MATLAB as AXI Master using User Datagram Protocol (UDP).

PCI Express MATLAB as AXI Master

Integrate and configure of MATLAB as AXI Master IP over PCI Express.

Featured Examples

Access FPGA External Memory Using MATLAB as AXI Master

Access FPGA External Memory Using MATLAB as AXI Master

Use MATLAB as AXI Master to access the external DDR memories connected to the FPGA. In the FPGA, there is a Xilinx DDR memory controller instantiated for accessing the DDR memories. This memory controller provides an AXI4 slave interface for read and write operations by other components in the FPGA. The MATLAB as AXI Master feature provides an AXI master component that can be used to access any AXI slave IPs in the FPGA. In this example, we demonstrate how to integrate this AXI master into a Xilinx Vivado project, and read/write to the DDR memory using MATLAB.

IP Core Generation Workflow without an Embedded ARM Processor: Xilinx Kintex-7 KC705

IP Core Generation Workflow without an Embedded ARM Processor: Xilinx Kintex-7 KC705

Use the HDL Coder™ IP Core Generation Workflow to develop reference designs for Xilinx® parts without an embedded ARM® processor present, but which still utilize the HDL Coder™ generated AXI interface to control the DUT. This example will use MATLAB as AXI Master IP from HDL Verifier™ and Xilinx JTAG Master to access the HDL Coder™ generated DUT registers. For the MATLAB as AXI Master, you can access DUT registers from MATLAB directly. For the Xilinx JTAG Master, you can access the DUT registers using Vivado Tcl Console by writing Tcl commands. The FPGA design is implemented on the Xilinx Kintex-7 KC705 board.

Open Script
Performing Large Matrix Multiplication on FPGAs External DDR Memory Using Ethernet Based MATLAB as AXI Master

Performing Large Matrix Multiplication on FPGAs External DDR Memory Using Ethernet Based MATLAB as AXI Master

How to:

Access FPGA External Memory Using Ethernet based MATLAB as AXI Master

Access FPGA External Memory Using Ethernet based MATLAB as AXI Master

Use Ethernet based MATLAB as AXI Master to access the external memories connected to the FPGA. In the FPGA, there is a Xilinx DDR memory controller for accessing the DDR memories. This memory controller provides an AXI4 slave interface for read and write operations by other components in the FPGA. The Ethernet based MATLAB as AXI Master feature provides an AXI master component that can be used to access any AXI slave IPs in the FPGA. In this example, we demonstrate how to integrate this Ethernet based MATLAB as AXI Master into a Xilinx Vivado project, and read/write to the DDR memory using MATLAB.

Access FPGA External Memory Using MATLAB as AXI Master over PCI Express

Access FPGA External Memory Using MATLAB as AXI Master over PCI Express

Use MATLAB™ as AXI Master over PCI Express (PCIe) to access the external memory connected to an FPGA. The FPGA includes a Xilinx DDR memory controller for accessing the DDR memory. This memory controller provides an AXI4 slave interface for read and write operations by other components in the FPGA. The PCIe based MATLAB as AXI Master feature provides an AXI Master object that can be used to access any memory mapped location in the FPGA. This example shows how to integrate PCIe based MATLAB as AXI Master into a Xilinx Vivado project, and read or write to the DDR memory using MATLAB.

HDL Verifier Support Package for Xilinx FPGA Boards Documentation
Support
Introducing Deep Learning with MATLAB

Introducing Deep Learning with MATLAB

Download ebook