Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Custom IP Core Generation

Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board.

HDL Coder™ can generate a custom HDL IP core that you can deploy to the Xilinx® FPGA boards. You can integrate the generated IP core into the default system reference design or into your own custom reference design that you register for the board.

Topics

Custom IP Core Generation (HDL Coder)

Using the HDL Workflow Advisor, you can generate a custom IP core from a model or algorithm.

Custom IP Core Report (HDL Coder)

You generate an HTML custom IP core report by default when you generate a custom IP core.

IP Caching for Faster Reference Design Synthesis (HDL Coder)

Use IP caching to speed up reference design synthesis time by using an out-of-context workflow.

Featured Examples