Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Modeling

Model your algorithm in Simulink® by using a simplified protocol for mapping to AXI4-Stream, AXI4-Stream Video, or AXI4 Master interfaces

With the HDL Coder™ software, you can implement a simplified protocol in your model for AXI4-Stream, AXI4-Stream Video, or AXI4 Master mapping. The software generates an HDL IP core with the corresponding interfaces.

Topics

Model Design for AXI4 Slave Interface Generation (HDL Coder)

How to design your model for AXI4 or AXI4-Lite interfaces for scalar or vector ports and read back values.

Model Design for AXI4-Stream Interface Generation

How to design your model for AXI4-Stream vector or scalar interface generation

Model Design for AXI4-Stream Video Interface Generation

How to design your model for IP core generation with AXI4-stream video interfaces

Model Design for AXI4 Master Interface Generation (HDL Coder)

Description of AXI4 Master protocol, and how you can design your model for IP core generation with AXI4-Master interfaces.

Featured Examples