Hystersis Band Limits in BLDC Motor Model

1 vue (au cours des 30 derniers jours)
NISHRANTH SARAVANAN
NISHRANTH SARAVANAN le 20 Jan 2017
Réponse apportée : Sabin le 29 Jan 2023
In BLDC motor modelling, in order to generate the gate signals for inverter ,How do you find the Hystersis band limits (upper limit and lower limit) so that it can be compared with the error current(Ierr)?

Réponses (1)

Sabin
Sabin le 29 Jan 2023
If the error is above the hysteresis band, the output is in one state, if the error is is below the band then the output is in the other state. There is not a golden rule about how to choose the hystereis band but we shall take into account the error noise. If the error is like an ideal signal we can choose a very small band which will limit the output ripple. In reality, the error will be far from ideal.

Communautés

Plus de réponses dans  Power Electronics Control

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by