image thumbnail

IIT Genoa Intan HDL blocks

version 1.01 (76.7 MB) by Mattia Di Florio
Custom Simulink library to develop personalized spike detection algorithms for the Intan RHS Stim/Recording System

0 Downloads

Updated 29 Oct 2021

View License

Pre-release v1.01
This project comes from a collaboration between the Rehab Technologies Lab at the Italian Institute of Technologies (Genoa) and the MathWorks® company.
The goal is to provide a rapid-prototyping, model-based design architecture to speed up the implementation of closed-loop systems for neuroengineering application on FPGAs. The repo consists in a customized Simulink library to develop personalized spike detection algorithms for the Intan RHS Stim/Recording System (https://intantech.com/RHS_system.html). This is reached by means of the following process:
  1. Build a reference Simulink model to process neural data;
  2. Take advantage of the Fixed-Point Designer and HDL code generator provided by MathWorks to implement the model on FPGA;
  3. Implementation and test on commercially available systems such as the Inatn RHS Stim/Recording System.
Retracing these steps, the user will be driven through the development process of a closed-loop system starting from the model design until the hardware immplementation.

Cite As

Mattia Di Florio (2021). IIT Genoa Intan HDL blocks (https://www.mathworks.com/matlabcentral/fileexchange/101238-iit-genoa-intan-hdl-blocks), MATLAB Central File Exchange. Retrieved .

MATLAB Release Compatibility
Created with R2020a
Compatible with R2020a to R2021b
Platform Compatibility
Windows macOS Linux

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

IIT_Genoa_Intan_HDL_blocks

IIT_Genoa_Intan_HDL_blocks/Example/CustArchitecture_Verilog/CustArchitecture

IIT_Genoa_Intan_HDL_blocks/Example/CustArchitecture_input_output_check

IIT_Genoa_Intan_HDL_blocks/Example_pipein/CustArchitecture_input_output_check

IIT_Genoa_Intan_HDL_blocks/Simulink_lib

IIT_Genoa_Intan_HDL_blocks/Example

IIT_Genoa_Intan_HDL_blocks/Example/CustArchitecture_Verilog/CustArchitecture

IIT_Genoa_Intan_HDL_blocks/Example_pipein

IIT_Genoa_Intan_HDL_blocks/Simulink_lib