When you generate HDL code in HDL Workflow Advisor, you can load the generated code into an FPGA board. You can optionally generate a Simulink® model that includes an FPGA-in-the-Loop block that communicates with your HDL design running on the FPGA board. The model also includes your original Simulink stimulus generation, behavioral model, and blocks that display or analyze output data. The model compares the output of the FPGA-in-the-Loop block against the output of the source subsystem.
To use this feature, you must install the HDL Verifier Support Package for Xilinx® or Altera® FPGA boards. See HDL Verifier Supported Hardware (HDL Verifier).
|Configure HDL code generation and deployment workflows|
- FIL Simulation with HDL Workflow Advisor for Simulink (HDL Verifier)
Generate an FPGA-in-the-loop model using HDL Workflow Advisor.
- FPGA-in-the-Loop Simulation Workflows (HDL Verifier)
Choose between generating a block or System object™, and decide whether to use the FIL Wizard or HDL Workflow Advisor.
- Run HDL Workflow with a Script
Export, import, or configure an HDL Workflow CLI command script.
- Getting Started with the HDL Workflow Command-Line Interface
This example shows how to use the HDL Workflow Advisor to run HDL workflows from the command-line and the 'Export to script' functionality.