Simulink automatically generates Verilog. How should it run on FPGA

1 vue (au cours des 30 derniers jours)

wang le 21 Mar 2023

Modifié(e) : wang le 21 Mar 2023

I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?

“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.

I plan to run the original algorithm on MATLAB and only this small part on FPGA.

En savoir plus sur System on Chip (SoC) dans Help Center et File Exchange

R2022a

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by