real data type from hdl coder
2 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Hi,
the hdl coder generates real data type which is not synthesizeable, only useful for simulation purpose.
How can we make the hdl coder to generate std_logic_vector before we convert to vhdl
thanks
0 commentaires
Réponse acceptée
Tim McBrayer
le 13 Avr 2015
HDL Coder's bit true and cycle accurate output mirrors precisely what you have placed into your Simulink or MATLAB design. If your design has double or single types, they will be emitted as real in VHDL or Verilog. You will need to convert your modeled types to a non-floating point type, most likely to fixed point. For MATLAB-based designs HDL Coder has fixed-point conversion built into the product workflow. For Simulink-based designs you can use the Fixed-Point Tool to aid you in your conversion.
Plus de réponses (0)
Voir également
Catégories
En savoir plus sur HDL Coder dans Help Center et File Exchange
Produits
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!