HDL simulinks coder error

8 vues (au cours des 30 derniers jours)
Pham Van Dung
Pham Van Dung le 18 Avr 2012
Dear Tim McBrayer,
When I tried to convert my Simulink file to VHDL code and I used HDL Workflow Advisor, but in step 3.2: Generate RTL Code and Testbench , i have an error:
Error due to multiple causes.
Failed Generated HDL code.
Don't have any informations for me to solve this problems
Please help me!
Thankyou very much!
Best Regard.

Connectez-vous pour répondre à cette question.

Réponse acceptée

Tim McBrayer
Tim McBrayer le 23 Avr 2012
There's no information to respond to here. Sorry, but there's nothing useful I can add.

Plus de réponses (0)

Catégories

En savoir plus sur AMD FPGA and SoC Devices dans Help Center et File Exchange

Tags

Produits

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by