Simulink Design Verifier Expected Output missing

I am trying to generate Test cases using SLDV in Matlab2017a. I checked "Include Expected Output Value" under result section of Design Verifier. But still in .mat file and HTML report i am not able see any expected output. Is there any conition for output port/Signal or any other settings which needs to generate Expected Output result.

Is there anyone who can help me with it ?

Answer 1

[Pat Canny]

You should see the expected outputs in the sldvData.TestCases.expectedOutput field (from the .mat file). It should be an array of cell arrays.

In the report, you should see an Expected Output section for each Test Case generated.

[Nipurn Gulgulia]

I checked and its not there.

Is there any other thing need to check other than "Include Expected Output Value" under result section of Design Verifier.

[Shishir Dwivedi]

Hi Nipurn,

• Is the model having unconnected outports?
• Are there any model references used in the main model & if yes then are the referenced models have SaveFormat = Dataset?. Change the save format to "Array" or "Structure with time" and see if you are able to get expected outputs.

Best Regards,

Shishir.