Error in Test Harness Generation in SIL Verification Mode
4 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
creative
le 11 Mai 2020
Commenté : Jesús Zambrano
le 12 Mai 2020
Hello,
I am trying to generate SIL testing (Right Click on subsystem->Create Test Harness -> Select SIL) for a subsystem, but i get following Warnings and matlab crashes..could any help me out to resolve the issue ?
Port number 2 specified in 'port_label' drawing command exceeds the number of input ports of 'untitled/SIL Block' [22 similar]
Component:Simulink | Category:Block warning
Port number 2 specified in 'port_label' drawing command exceeds the number of output ports of 'untitled/SIL Block' [2 similar]
Thank you.
0 commentaires
Réponse acceptée
Jesús Zambrano
le 11 Mai 2020
I assume that the subsystem is part of a Simulink model, correct? Before creating the harness for the subsystem, make sure that the inport/outport ports of this subsystem are specified (data type, dimensions, sample time).
2 commentaires
Jesús Zambrano
le 12 Mai 2020
You can create a harness for a top level model (showing a badge on th elower left of the canvas) or for a model component (showing a badge on the lower right of the component).
Please see more information in the following link:
Plus de réponses (0)
Voir également
Catégories
En savoir plus sur Test Execution dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!