How i know the cause of an error when generate a test case in the Simulink design verifier?

18 Mar 2013
0 Réponses
Mise à jour 20 Août 2021
2 Vues (30 jours)

0 votes

Hi
How i know the cause of an error when generate a test case in the Simulink design verifier? I need this information to generate a coverage report if there aren't errors else i will specific the cause of the error of any model.
thnx
R.A

Réponses (0)

Cette question est clôturée.

Tags

Clôturé :

MATLAB Answer Bot
MATLAB Answer Bot
le 20 Août 2021

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by