Bharathi Yogaraj
Followers: 0 Following: 0
I'm a development manager at MathWorks , focusing on deep learning deployment on FPGA and vision application
VHDL
Spoken Languages:
English
Statistiques
0 Questions
6 Réponses
RANG
12 809
of 295 467
RÉPUTATION
4
CONTRIBUTIONS
0 Questions
6 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
2
RANG
of 20 234
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 153 912
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Seeking Guidance on Auto-Generating Verilog Code for ASIC Simulation with HDL Coder and Deep Learning HDL Toolbox
After creating hPC, use the following commands to generate verilog code for ASIC workflow that is independent of any specific ve...
environ un mois il y a | 1
Latency for NN deployment information using DL HDL toolbox
When the activation layers are placed after the convolution or fully connected layers, they are fused together to avoid any extr...
environ un an il y a | 0
Deep Learning toolbox commands sent
In above script, Instructions will be generated for specified network(net) and specified bitstream('zcu102_single') using hW.c...
plus d'un an il y a | 0
Can Deep learning HDL toolbox be used for a customized FPGA board without DDR memory?
Below example shows how to create custom board and generate a deep learning processor IP core for the custom board. https://ww...
plus d'un an il y a | 0
Fog rectification reference algorithm
Here are references for Fog rectification example: 1. He, Kaiming. "Single Image Haze Removal Using Dark Channel Prior." Thesis...
environ 2 ans il y a | 0
Hardware platform for "Stereo Disparity using Semi-Global Block Matching" example
Currently, output frame is reconstructed only based on valid signal. The algorithm does not consider back & front porch during p...
plus de 3 ans il y a | 1