Community Profile

photo

Poorren


Last seen: 15 jours il y a |  Actif depuis 2017

Followers: 0   Following: 0

Contact

Statistiques

  • Thankful Level 1
  • First Review

Afficher les badges

Feeds

Afficher par

Question


How to disable clockdriver logic and clr port (automatic added) in generated vhdl code?
The dev enviroment of my experiment is Matlab 2020b with Vivavdo 2020. I attached the sysgen model and relative configuration f...

7 mois il y a | 1 réponse | 0

1

réponse

Question


tristate input in hdl verifier?
Hi guys, I met a problem on how to generate tristate bus stimulus in hdl verifier. In details, I need to verify a bus read/writ...

plus d'un an il y a | 1 réponse | 0

0

réponse

Question


How to update HDL verifier block when VHDL source changes its port definition?
I couldn't find a way to update the block when vhdl source change its source file. So, I have to manually add or remove those de...

plus d'un an il y a | 2 réponses | 0

2

réponses

Question


Exception on debug C shared library based application when using visual studio 2017
Hello guys, Now, I try and study to use Matlab library compiler to convert matlab script to library function, and call it in C ...

plus d'un an il y a | 1 réponse | 0

1

réponse

Question


Question on zp2sos gain scaling?
Hello guys, I have a question on matlab zp2sos function. The question is how matlab do scaling when convert z/p/k to zeros...

plus de 6 ans il y a | 1 réponse | 0

0

réponse