Statistiques
RANG
28 970
of 300 756
RÉPUTATION
1
CONTRIBUTIONS
12 Questions
2 Réponses
ACCEPTATION DE VOS RÉPONSES
66.67%
VOTES REÇUS
1
RANG
of 21 077
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 170 858
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...
plus d'un an il y a | 1 réponse | 0
1
réponseQuestion
Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...
plus de 2 ans il y a | 1 réponse | 0
1
réponseHow do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
plus de 2 ans il y a | 0
Question
The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...
plus de 3 ans il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...
presque 6 ans il y a | 1 réponse | 0
1
réponseQuestion
stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...
presque 6 ans il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...
environ 6 ans il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...
environ 6 ans il y a | 2 réponses | 0
2
réponsesHow do you generate a registered output from Stateflow?
I have exactly the same question!
environ 6 ans il y a | 0
Question
HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...
plus de 6 ans il y a | 1 réponse | 0
1
réponseQuestion
stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?
plus de 6 ans il y a | 3 réponses | 1
3
réponsesQuestion
Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...
plus de 6 ans il y a | 1 réponse | 0
0
réponseQuestion
HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...
presque 7 ans il y a | 2 réponses | 0
2
réponsesQuestion
How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...
presque 7 ans il y a | 1 réponse | 0
