Statistiques
0 Questions
3 Réponses
RANG
86 396
of 300 343
RÉPUTATION
0
CONTRIBUTIONS
0 Questions
3 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
2
RANG
of 20 926
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 168 172
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Hi @Sergei, "The FPGA Clock frequency (SampleTime) is set to 128MHz, but the AXI4-Stream to Software clock is set to 200MHz", s...
5 mois il y a | 1
| A accepté
Cannot find SoCData and rteEvent datatypes characteristics
Hi @Sergei To add to @Vinay answer: In SoC Blockset, SoCData is used as data type for message lines between FPGA and Processo...
5 mois il y a | 1
I am unable to compile and execute SystemC code generated from a Simulink model
Based on the compilation log, the environment variables pointing to your SystemC library installation are missing cl.exe /c /O2...
presque 2 ans il y a | 0
