photo

Eldin Ramic


Last seen: 13 jours il y a |  Actif depuis 2023

Followers: 0   Following: 0

Statistiques

  • Thankful Level 1

Afficher les badges

Feeds

Afficher par

Question


is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...

9 mois il y a | 1 réponse | 0

0

réponse

Question


How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...

9 mois il y a | 2 réponses | 0

2

réponses