Statistiques
5 Questions
0 Réponses
RANG
277 757
of 300 791
RÉPUTATION
0
CONTRIBUTIONS
5 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
0.0%
VOTES REÇUS
0
RANG
of 21 091
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 171 083
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
How to get digital/analog input to speedgoat processor using IO334-325k
Hello, I'm currently running a controller model on speedgoat IO334-325k FPGA, using hdl coder to define analog and digital inte...
environ un an il y a | 1 réponse | 0
1
réponseQuestion
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...
plus d'un an il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...
plus d'un an il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...
plus d'un an il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...
plus de 2 ans il y a | 1 réponse | 0
