Corner detection is a popular image processing feature extraction technique. Implementing such an algorithm on FPGA or ASIC hardware presents many challenges such as converting the algorithm to operate on a line-by-line stream of pixels, managing the physical memory required to store the amount of pixels necessary to apply corner detection, and even converting full-frame images and video to a stream of pixels going into the hardware. Use Vision HDL Toolbox™ to easily create a hardware-ready streaming architecture for this corner detection design.