Brian Ogilvie, MathWorks
Corner detection is a popular image processing feature extraction technique. Implementing such an algorithm on FPGA or ASIC hardware presents many challenges such as converting the algorithm to operate on a line-by-line stream of pixels, managing the physical memory required to store the amount of pixels necessary to apply corner detection, and even converting full-frame images and video to a stream of pixels going into the hardware. Use Vision HDL Toolbox™ to easily create a hardware-ready streaming architecture for this corner detection design.
Featured Product
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
Select web siteYou can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
This website uses cookies to improve your user experience, personalize content and ads, and analyze website traffic. By continuing to use this website, you consent to our use of cookies. Please see our Privacy Policy to learn more about cookies and how to change your settings.