Why discrete time integrator in HDL coder simulink library behaves completely differently with different input sampling time?
2 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Adeel Jamal
le 11 Mar 2022
Modifié(e) : Omkar Sastry
le 21 Mar 2022
I use two constant blocks one with sampling freq of 2e-7(5 Mhz) and another with 4e-7 (2.5 Mhz) followed by two same discrete time integrators (Sample time:inherited). The first one outputs zero and the second one outputs a ramp (which is the correct result)... What am I missing here?
Why 2e-7 or 5 Mhz is not working with discrete time integrator???
3 commentaires
Omkar Sastry
le 17 Mar 2022
Modifié(e) : Omkar Sastry
le 17 Mar 2022
Hi Adeel,
Could you please attach the other artifacts required to simulate the model (like definition for Controller.InternalSignals.DataType.PLL)? Thanks!
Réponse acceptée
Adeel Jamal
le 18 Mar 2022
Modifié(e) : Adeel Jamal
le 18 Mar 2022
1 commentaire
Omkar Sastry
le 21 Mar 2022
Modifié(e) : Omkar Sastry
le 21 Mar 2022
Hi Adeel, yes this is exactly what is happening. The 'floor' rounding mode coupled with the type used drags the value to 0 for the K*T*u(n) calculation in the first block.
Plus de réponses (0)
Voir également
Catégories
En savoir plus sur HDL Code Generation dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!