Internal error in Simulink Design Verifier back end.

12 Oct 2022

0 Réponses

8 Vues (30 jours)

0 votes

This error occured when using simulink design verifier to generate test cases for my simulink model.

There are no explanations for this, any tips?

2 commentaires
Afficher Aucune Masquer Aucune

Pat Canny le 12 Oct 2022

I recommend contacting MathWorks Technical Support. This question requires more information.

Maneet Kaur Bagga le 6 Sep 2023

Can you please share the .dvo file and the .backtrace files of the current directory:

D:\01_git\SWC_ISLA_2021\02_Model\sldv_output\TSR_CmrRecognition

En savoir plus sur Simulink Design Verifier dans Centre d'aide et File Exchange

R2021a

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by