why do i get this error?
2 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/1257898/image.png)
why am i getting this error while changing matlab code to hdl code
0 commentaires
Réponses (2)
Kiran Kintali
le 10 Jan 2023
Can you share the design, testbench and the project files?
It looks like you are running into some issue with classes during floating point to fixed point conversion.
2 commentaires
Kiran Kintali
le 11 Jan 2023
Modifié(e) : Kiran Kintali
le 11 Jan 2023
Please attach files that can run without error. I got an error running the runtrial.m file.
You need break the design that needs to be on the FPGA in a seperate file. There is plotting and figure window related code in ada.m that needs to move into the testbench.
2 commentaires
Kiran Kintali
le 11 Jan 2023
This file is missing BKHL.HHE.new.dat in your attachments.
Changing this to the attached csv file name leads to other errors.
>> runtrial
Unable to perform assignment because the size of the
left side is 1-by-1 and the size of the right side is
1-by-6039.
Error in ada (line 76)
err_VSS(itr,:) = error.^2;
Error in runtrial (line 4)
[model_coeff_vss]=ada(z,mu_min);
Voir également
Catégories
En savoir plus sur HDL Coder dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!