FIR Decimation timestack sample

3 vues (au cours des 30 derniers jours)
wen
wen le 5 Fév 2025
anyone know if the FIR Decimation block thats compatible with HDL coder can run timestacked samples? meaning something like this. so when all channel combine it can generate waveform thats higher than FPGA clock
t0 t1
x(0) x(3)
x(1) x(4) goes to filter in parallel ----> filter
x(2) x(5)

Connectez-vous pour répondre à cette question.

Réponses (0)

Catégories

En savoir plus sur Filter Analysis dans Help Center et File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by