HDL Coder shows conformance error due to divide and fi function calls

My Matlab code has divide functions such as:
q=(round(b*conj(k1)))/b;
In the fixed_point file generated, the above code is rewritten using functions such as 'divide' and 'fi' as shown:
q=fi(fi_div((round(b*conj(k1))), b), 1, 14, 13, fm);
and the Verilog code is not getting generated.
The following error is displayed:
1. Found an unsupported unbounded loop structure, at . This loop may be user written or automatically generated due to the use of specific vector expressions or functions. For more information on unsupported loop structures, please refer to the documentation.
2. Function calls requiring attention
LATT_IMPL_CFBLMS_FUNCTION_fixpt
divide
fi

2 commentaires

Is b a constant or is it calculated? Is it greater than 1 or less than 1? Is it correct that you are quantizing conj(k1) to fractions of 1/b ?

Connectez-vous pour commenter.

Réponses (0)

Catégories

En savoir plus sur FPGA, ASIC, and SoC Development dans Centre d'aide et File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by