HDL Workflow Advisor and Xilinx System Generator
Afficher commentaires plus anciens
Hi everyone,
I am working on generating an IP Core Generation using HDL coder for some blocks designed in System Generator, but I have an error when I use HDL Workflow Advisor.
The message shows in stage 2.3 Check Block Compatibility:

Thanks in advance for your help.
BR,
Romel
Réponses (1)
Tim McBrayer
le 14 Juin 2016
0 votes
This sounds like an issue to take up with customer support.
Catégories
En savoir plus sur AMD FPGA and SoC Devices dans Centre d'aide et File Exchange
Produits
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!