How to use design verifier with incompatible simulink models?
3 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?
0 commentaires
Réponses (0)
Voir également
Catégories
En savoir plus sur Verification, Validation, and Test dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!