Effacer les filtres
Effacer les filtres

Does anyone know what this error means? "Failed to receive a control packet from the FPGA target."

2 vues (au cours des 30 derniers jours)
Pablo Medina
Pablo Medina le 12 Sep 2016
Im executing fpga-in-the-Loop simulation from MATLAB. My target device is the Virtex 5 XUPV5 LX110T. Everything looks fine even the loading bitstream is complete successfull, but i get this error "Failed to recieve a control packet from the FPGA target."

Connectez-vous pour répondre à cette question.

Réponses (0)

Catégories

En savoir plus sur Xilinx FPGA and SoC Devices dans Help Center et File Exchange

Tags

Produits

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by