Targeting HDL Optimized QPSK Transmitter with Analog Devices FMCOMMS1

3 vues (au cours des 30 derniers jours)

Afficher commentaires plus anciens

mohsen salehi le 6 Oct 2017

0
Lien

Utiliser le lien direct vers cette question

https://fr.mathworks.com/matlabcentral/answers/359961-targeting-hdl-optimized-qpsk-transmitter-with-analog-devices-fmcomms1

Commenté : Phil Karagiannakis le 9 Oct 2017

Hello. I am doing "Targeting HDL Optimized QPSK Transmitter with Analog Devices FMCOMMS1" example. I would like to produce build sdr, but I will encounter this error:(The DUT IP Core generation process did not complete successfully). Help me please.version of my matlab is 2015b.

3 commentaires
Afficher 1 commentaire plus ancienMasquer 1 commentaire plus ancien

mohsen salehi le 7 Oct 2017

version of my matlab is 2015b. This error is all error.

Phil Karagiannakis le 9 Oct 2017

Hi Mohsen,

Can you share the following log files which are generated during the project generation:

hdl_prj/sdr_prj/HDLTx_sdrtx.log
hdl_prj/sdr_prj/HDLTx_sdrtx/vivado.log
hdl_prj/sdr_prj/sdrsrc/ipcores/HDLTx/vivado.log

Thanks,

Phil

Connectez-vous pour commenter.

Connectez-vous pour répondre à cette question.

Réponses (0)

Connectez-vous pour répondre à cette question.

Catégories

Code Generation HDL Coder Targeting FPGA & SoC Hardware

FPGA, ASIC, and SoC Development HDL Coder Targeting FPGA & SoC Hardware

En savoir plus sur Targeting FPGA & SoC Hardware dans Help Center et File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by