Generate System Verilog (SV) model from matlab/simulink

3 vues (au cours des 30 derniers jours)
gp313
gp313 le 7 Oct 2017
Hi,
Does Matlab/Simulink generate the system Verilog (SV) code? If yes, how is it possible? which product generates the SV model? I only want to real number support language in my Mixed signal environment.

Connectez-vous pour répondre à cette question.

Réponses (0)

Catégories

En savoir plus sur Signal Processing Toolbox dans Help Center et File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by