"Abnormal exit: Downstream Integration: Unable to locate twr file"

3 vues (au cours des 30 derniers jours)
shankar
shankar le 14 Mai 2012
when i am trying to generate verilog hdl code for a model containg state flow chart showing error at the stage of "Annotate Model with Synthesis Results" in hdl work flow advisor.pls help me how to resolve this error
  1 commentaire
Walter Roberson
Walter Roberson le 14 Mai 2012
http://www.mathworks.com/matlabcentral/answers/29922-why-your-question-is-not-urgent-or-an-emergency

Connectez-vous pour commenter.

Connectez-vous pour répondre à cette question.

Réponse acceptée

Tim McBrayer
Tim McBrayer le 14 Mai 2012
The twr file is a timing file that is generated by the Xilinx tools. Can you find the tool in the Xilinx project directory underneath the HDL Coder project directory?

Plus de réponses (0)

Catégories

En savoir plus sur AMD FPGA and SoC Devices dans Help Center et File Exchange

Tags

Produits

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by