Simulink Design Verifier Expected Output missing
1 vue (au cours des 30 derniers jours)
Afficher commentaires plus anciens
I am trying to generate Test cases using SLDV in Matlab2017a. I checked "Include Expected Output Value" under result section of Design Verifier. But still in .mat file and HTML report i am not able see any expected output. Is there any conition for output port/Signal or any other settings which needs to generate Expected Output result.
Is there anyone who can help me with it ?
0 commentaires
Réponses (1)
Pat Canny
le 18 Mar 2019
You should see the expected outputs in the sldvData.TestCases.expectedOutput field (from the .mat file). It should be an array of cell arrays.
In the report, you should see an Expected Output section for each Test Case generated.
2 commentaires
Shishir Dwivedi
le 25 Mar 2019
Hi Nipurn,
- Is the model having unconnected outports?
- Are there any model references used in the main model & if yes then are the referenced models have SaveFormat = Dataset?. Change the save format to "Array" or "Structure with time" and see if you are able to get expected outputs.
Best Regards,
Shishir.
Voir également
Catégories
En savoir plus sur Best Practices for Simulink Design Verifier Analysis dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!