how to implement HDL coder "clock enable"
11 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Dear all,
I am using HDL coder to generate VHDL code for an FPGA.
When I use certain blocks such as a counter ("HDL counter" or "counter limited" for example), the VHDL code also generates a "clk_enable" input on top of the normal "clk".
I have assigned the "clk" pin to the onboard 50MHz clock, but how should I assign the "clk_enable" pin?
I would like the counter to run continuously so smehow the clk_enable should remain HIGH.
Kind regards,
Lennert
0 commentaires
Réponses (1)
Priyanshu Mishra
le 11 Oct 2019
Hi Lennert,
To run the counter continuously, set the clk_enable signal to ‘1’. For information on clock enable signal, I would suggest you go through the following link
1 commentaire
SHIYU SONG
le 10 Mar 2022
Hi,
I have the same question that I need to run the counter continuously, which means the clk_enable signal should always be 1. So, how can I remove this automatically generated port?
Thank you !
Voir également
Catégories
En savoir plus sur Speed Optimization dans Help Center et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!