MATLAB AS AXI MASTER JTAG set
Afficher commentaires plus anciens
my borad have two v7 xilinx fpga within one jtag,download the same bit file.when I use fpga data captrue model in simulink,the first fpga is correct,but the second fpga is error ,the error display that simulink detect jtag ip version is 2.3,expected is 1.1,why i got this error.And, how to calculate the JTAGChainPosition,InstrLenBefore,InstrLenAfter parameters?how to user aixmaster(xilinx) connect diff fpga within one jtag.thanks!
Réponses (0)
Catégories
En savoir plus sur HDL Coder dans Centre d'aide et File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!