Error in importhdl how to solve?

15 vues (au cours des 30 derniers jours)
Nadatimuj
Nadatimuj le 11 Fév 2021
I am trying to import a verilog module that calls other submodules. Whenever, I try to import from HDL to simulink, I am getting these errors. I don't even any clock in my design.
Module instance creation failed for 'x' module and 'y' module instance, due to clock inference limitation. Rerun with clock bundle name-value pair. More information.
Hdl Import parse failed.
Error using privimporthdl
Importhdl failed.
Error in importhdl (line 78)
privimporthdl(hdlInSrc, varargin{:}) - Show complete stack trace
  2 commentaires
Khalala Mamouri
Khalala Mamouri le 23 Fév 2021
Hello,
I currently facing the same issue; have you solved the problem ?
Best regards
lakhdar
Nadatimuj
Nadatimuj le 23 Fév 2021
Modifié(e) : Nadatimuj le 23 Fév 2021
I found that I have used some posedge in my code. And also some variables that sound like clock and reset. Matlab thought those are real clocks. If it finds same clocks between the modules, it gives this error. I couldn't solve it though.

Connectez-vous pour commenter.

Réponse acceptée

Stefanie Schwarz
Stefanie Schwarz le 5 Jan 2022
Modifié(e) : Stefanie Schwarz le 5 Jan 2022
Here is a list of supported constructs with importdhl:
If you encounter the same error, please contact MathWorks Technical Support with your Verilog source code so we can investigate.

Plus de réponses (0)

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by