FIL Wizard giving me a strange error
1 vue (au cours des 30 derniers jours)
Afficher commentaires plus anciens
Hey all,
I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply doing it again with a different vhdl file. I go through all of the options, Hardware Options, Source Files, I/O Ports, and then I get to Build Options. When I select "Build" it halts and gives me an error at the bottom that says: "Error: Parameter 'taret_language' does not exist in the param repository." Taret is misspelled in the error. The vhdl file I am using has been simulated and runs fine in the simulator, I'm not sure what this error is - I have never seen it before. Any advice would be welcome
2 commentaires
Réponse acceptée
Plus de réponses (1)
Voir également
Catégories
En savoir plus sur FPGA, ASIC, and SoC Development dans Help Center et File Exchange
Produits
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!