QPSK Modulation Verilog Code generation error?
3 vues (au cours des 30 derniers jours)
Afficher commentaires plus anciens
ali shan
le 4 Juin 2021
Réponse apportée : Bharath Venkataraman
le 7 Juin 2021
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture
0 commentaires
Réponse acceptée
Bharath Venkataraman
le 7 Juin 2021
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.
0 commentaires
Plus de réponses (0)
Voir également
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!