Bharath Venkataraman
Statistics
0 Questions
250 Réponses
RANG
235
of 271 688
RÉPUTATION
350
CONTRIBUTIONS
0 Questions
250 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
36
RANG
of 18 321
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 120 255
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Contribute at least one answer each month for 12 consecutive months
Awarded to Bharath Venkataraman on 16 Nov 2017
Answer 3 questions that were unanswered for more than 30 days
Awarded to Bharath Venkataraman on 20 Jul 2017
20 of your answers have been accepted
Awarded to Bharath Venkataraman on 20 Jul 2017
Provide your first answer ever to someone else's question
Awarded to Bharath Venkataraman on 20 Jul 2017
Content Feed
Blocks for HDL Code generation
If you type hdllib on at the MATLAB command line, the Simulink library browser will show you the list of blocks supported for HD...
8 jours il y a | 1
| A accepté
Display images on video viewer in simulink in for loop
It would help to have a sample model (a simple one showing the problem will suffice). If you wish to view the intermediate resu...
3 mois il y a | 0
| A accepté
Atan2 block native floating point single HDL generation needs more pipelining
I am glad that using the Complex to Magnitude Angle block worked out for you. Adding that option as an answer in case others run...
4 mois il y a | 0
| A accepté
how to implement this function in fixed point and generate the hdl code for the function?
For HDL, you will need to implement this in a streaming fashion. lease take a look at the FFT Streaming model provided in this e...
4 mois il y a | 0
Parallelise data coming out of RAM Simulink
What kind of processing do you want to do on the 512-element array? For an HDL implementation, it makes sense to work on a singl...
5 mois il y a | 0
Downsampling using MATLAB Simulink for an input signal
You can use the Downsample block with Scalar input in DSP System Toolbox. As Walter points out, you can also use the HDL Optimi...
5 mois il y a | 0
signal over lapping in Down sampler output for ZYNQ FPGA
Are you trying to implement a chaneelizer? If so, here is the behavioral version in DSP System Toolbox and its HDL equivalent.
6 mois il y a | 0
difference in column based and element based decimated output of a down sampler
Muhammad, I assume that you are doing this as a multirate system in the FPGA. To mimic that behavior, send in scalar input to th...
6 mois il y a | 0
Difference in the output of CIC decimator while using with unbuffer and without unbuffer
Could you please provide a model that shows this behavior (you may want to try it using a fixed known input first)? Are you sen...
6 mois il y a | 0
How do I generate HDL Code for my model that has frame based communication in Simulink HDL Coder 2.1 (R2011a)?
I have one clarification on your question. When you say "frame based communication" - are you referring to processing multiple s...
6 mois il y a | 0
Different CIC decimator Response in normal simulation and FPGA implementation
It would be helpful to see your model - are you using the CIC Decimation block? Did you build your own? Have you tired using the...
6 mois il y a | 0
Vision HDL Toolbox Support - available inputs
Currently, the only way to do it live with the Vision HDL Toolbox Support Package for Xilinx Zynq is with the FMC + HDMI camera....
6 mois il y a | 0
| A accepté
Error message "Found unsupported dimensions on matrix type at input port: 0" has occurred while generating HDL(Verilog) Code from matlab algorithm.
It would be helpful to see the code (at least at the high level of the testbench and top level design). For conversion to HDL, y...
7 mois il y a | 0
Xilinx System Generator error with storage container type
Hi George, Xilinx System Generator is not a MathWorks product. I recommend reaching out directly to Xilinx for troubleshooting ...
7 mois il y a | 0
Vision HDL Toolbox Support - available inputs
You can capture the video onto your computer and use the Vision HDL Toolbox model with a video source. This is shown in this Vi...
7 mois il y a | 0
How to generate verilog code for thisbelow function using HDL coder?
You can use the real divide hdl optimized block. Other options include the reciprocal block followed by a multiply or the divide...
7 mois il y a | 0
Unable to run HDL QPSK Transmitter and Receive
You need DSP HDL Toolbox to run this example. Please reach out to support to see why you do not have access to this product.
7 mois il y a | 0
AD936x Receiver Transmitter blocks missing in Simulink library
Running the command "which zynqRadioQPSKRxAD9361AD9364SL" should show you where the Simulink model lives in your installation. T...
7 mois il y a | 0
Code Generation for d flipflop
Do you really need to model the D Flip Flop (especially the clock)? If not, I suggest using the Delay block (with enable if you ...
8 mois il y a | 0
| A accepté
Error evaluating 'InitFcn' callback of block_diagram 'hdlcoder_lteofdm_modDetect'. Callback string is 'simParams = hdlcoder_lteofdm_modDetectref_init; simParams = hdlcoder_lteofdm_modDetecthdl_init(simParams);
As John mentioned in the comments, the function mentioned in the Diagnosic Viewer, lteTestModel, is a function in the LTE Toolbo...
8 mois il y a | 0
| A accepté
Enable Not Working on Synchronous Subsystem
The synchronous state control behaves exactly like the HDL would, doing a divide by zero because the reciprocal block is a combi...
8 mois il y a | 0
| A accepté
Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical suppor...
9 mois il y a | 0
Dose HDL coder generate Verilog HDL-1995 verision or Verilog HDL-2001 version？
HDL Coder generates HDL code compliant with Verilog-2001. https://www.mathworks.com/help/hdlcoder/gs/language-and-tool-version-...
9 mois il y a | 1
How to get fractional delay filter in vhdl using matlab 2021a.
You can look at this example that shows how to quantize the filter before generating HDL.
10 mois il y a | 0
Why is my FFT HDL Optimized block running slower in FIL than Simulink?
This slowdown is due to the time it takes to send the data over from Simulink to the FPGA and back. You can use an Ethernet cab...
10 mois il y a | 0
| A accepté
using bandpass filter on waveform
You can use the fdesign.bandpass function to design the filter. The resulting FIR or Biquad Filter can be used to generate HDL c...
10 mois il y a | 1
i m trying using converting signal processing block into hdl code , but some of the blocks are not compatible into hdl conversion .does anyone knows how to do it
Please check the Code Generation examples in Phased Array System Toolbox. The HDL code generation examples show how to implement...
11 mois il y a | 0
| A accepté
Changing HDL FIR filter numerator while simulation is running
You can set the property Coefficients Source to input port and feed the coefficients via the input port. This will allow you to ...
11 mois il y a | 0
IIR Filter Coefficant Value
Click on File -> Export. There is an option to export the coefficients to the workspace (SOS, G will be exported as variables ac...
11 mois il y a | 0
Is matlab R2020a compatible with the latest xilinx system generator 2019.1?
I believe the answer is no. The question has been answered in this post.
12 mois il y a | 0
You can also select a web site from the following list:
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)