Statistiques
4 Questions
0 Réponses
RANG
67 018
of 300 908
RÉPUTATION
0
CONTRIBUTIONS
4 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
25.0%
VOTES REÇUS
0
RANG
of 21 110
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 171 639
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
MATLAB as AXI master and FIL tool at the same time
I have a system that requires reading from external ddr3 memory. I also have handwritten verilog code that I want to run using t...
presque 7 ans il y a | 1 réponse | 0
1
réponseQuestion
Why can I not change the architecture of my subsystem to Black Box?
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black bo...
presque 7 ans il y a | 3 réponses | 0
3
réponsesQuestion
How do I log certain samples only in Simulink?
When my signal crosses a threshold, I would like to write the time the threshold was crossed and the subsystem that it came from...
presque 7 ans il y a | 1 réponse | 0
0
réponseQuestion
Simulink buffer: How do I fix the error "All sample times must be discrete. No continuous or constant sample times are allowed."
I have a discrete scalar input into a simulink buffer and would like the buffer to output a 100x1 vector of the scalar inputs. H...
environ 7 ans il y a | 3 réponses | 0
