Community Profile

photo

Eric Cigan

Last seen: Today |  Actif depuis 2014

Followers: 0   Following: 0

Contact

Statistiques

  • Knowledgeable Level 2
  • First Review
  • Revival Level 2
  • First Answer

Afficher les badges

Feeds

Afficher par

A répondu
Zynq SDR setup error
Please note that starting with the 24a general release, the features of Zynq SDR Support from Communications Toolbox will be ava...

4 mois il y a | 0

A répondu
Lane Detection with Zynq-Based Hardware - Pixel-Stream Model
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

4 mois il y a | 0

A répondu
Is it possible to get the source code for the Linux kernel that MathWorks uses to create the images for the Zynq support packages?
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

4 mois il y a | 0

A répondu
how to get hdmi input to the matlab?
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

4 mois il y a | 0

A répondu
HDL workflow Advisor image
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...

4 mois il y a | 0

A répondu
Coverage in FPGA in the loop
Hi Ander— You raise a good question here in your pursuit of validating the coverage of your testbench. Our team reviewed this a...

environ 3 ans il y a | 1

A répondu
is it possible to run the demo "Performing Large Matrix Operation on FPGA using External Memory" on Intel Altera FPGA?
Yes, it should be possible. If you are still interested, please write to me at eric.cigan at mathworks.com.

environ 6 ans il y a | 0

| A accepté

A répondu
MATLAB and ModelSim, version compatibility
Here is a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html#bt16i4l-7 page that lists the versions of Mode...

presque 7 ans il y a | 0

| A accepté

A répondu
Vivado build in Simualtor co-simulation
We maintain a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html complete list of HDL simulators> for which...

presque 7 ans il y a | 0

| A accepté

A répondu
Can I get a list of Altera FPGA boards supported by matlab/simulink?
[was a comment - re-submitting as an answer] At this point the DE1-SoC is not supported out of the box. However, it should be p...

environ 7 ans il y a | 0

A répondu
Compatibility for Mathworks' and Xilinx tools integration (System Generator, Vivado, Support Package...)
Please note that in HDL Coder R2014b, *both* Xilinx ISE and Vivado are supported as downstream tools. I understand that Yongfeng...

plus de 9 ans il y a | 0

A répondu
Usage of Sum of Elements blockset from Altera DSP builder advanced blockset
I recommend that you check with Altera on this question because they will have more direct experience with the capabilities and ...

plus de 9 ans il y a | 0

A répondu
Matlab Simulink with Altera Stratix III FPGA
Based on your explanation, I believe this would be supported by HDL Verifier, which supports FPGA-in-the-Loop with Stratix III b...

plus de 9 ans il y a | 0

A répondu
2014b and HDL Coder
No -- as you observed, AXI-Stream is not supported with HDL Coder in R2014b.

plus de 9 ans il y a | 0

A répondu
HDL verifier and zedboards
Architectural issues with Zynq have made it difficult to use the FIL feature of HDL Verifier with ZedBoard. In terms of other So...

plus de 9 ans il y a | 0

A répondu
How to verify Altera IP core with Simulink?
MathWorks offers a number of ways to verify Altera IP cores with Simulink depending on use case. * If you have a reference m...

plus de 9 ans il y a | 1