Community Profile

photo

Mohamed BAGHDADI


Last seen: 6 mois il y a |  Actif depuis 2021

Followers: 0   Following: 0

Statistiques

  • First Answer

Afficher les badges

Feeds

Afficher par

A répondu
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...

plus de 3 ans il y a | 0

Question


Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

plus de 3 ans il y a | 1 réponse | 0

1

réponse