Statistiques
3 Questions
0 Réponses
RANG
277 226
of 301 153
RÉPUTATION
0
CONTRIBUTIONS
3 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
33.33%
VOTES REÇUS
0
RANG
of 21 182
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 173 067
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
pir_core:pirudd:assertionFailed: Assertion failed: b:\matlab\src\cgir_hdl\dom_pir_core\cgtransformdriver.cpp:155:lsv_result != CG::transform::StructExplosion::RESULT_ERROR
When the RAM option is not chosen, it works well. However, when the RAM mapping option is chosen, it doesnot work with the f...
plus de 6 ans il y a | 1 réponse | 0
1
réponseQuestion
HDL user-defined block RAM
At the step of "Verify with HDL Test Bench", it produces the following errors Simulation failed. See report. Error in Sim...
plus de 6 ans il y a | 1 réponse | 0
1
réponseQuestion
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cycles", the test bench does not agree with the HDL code. How to solve this problem?
For HDL code generation, the float point to fixed point conversion is ok. Because of "Accounting for output port latency: 10 cyc...
plus de 7 ans il y a | 2 réponses | 0
