Statistiques
RANG
276 645
                          
                          
of 300 392
                        
RÉPUTATION
0
                           
                        
CONTRIBUTIONS
                          7 Questions
                          1 Réponse
ACCEPTATION DE VOS RÉPONSES 
                            28.57%
                        
VOTES REÇUS
0
RANG
 of 20 934
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS 
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 168 373
CONTRIBUTIONS
                            0 Problèmes
                            0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
Do the additional delays added by adaptive pipeline distroy the alignment between signal paths?
Hi, I want to use adaptive pipeline to optimize the multiply-add module in HDL coder for xilinx FPGA. I enable adaptive piplin...
12 mois il y a | 1 réponse | 0
1
réponseHDL Coder reset control
Hi Androw I want to find out all the delay module with "default reset". I use following command, but it is failed. do you have ...
plus d'un an il y a | 0
Question
mapping lookup table to block ram
I use HDL coder, lookup table block. and enable the option to map look up table to RAM. I have add a piple register right at th...
presque 2 ans il y a | 1 réponse | 0
1
réponseQuestion
HDL simulation logic analyzer is slow
my logic analyzer in HDL simulation is slow. can graphic card help on it or adding more grafic memery?
presque 2 ans il y a | 1 réponse | 0
0
réponseQuestion
HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing
Hi, experts I try to use the module of "complex to Magnitude and Angle (CMA)" on xilinx FPGA with clock of 160MHz. the critica...
plus de 2 ans il y a | 1 réponse | 0
1
réponseQuestion
timing control module _tc.v have failed path to other module
my HDL code from HDL codeGen has timing error. Some of the failed path are from module _tc.v to other modules. in the tc.v mod...
plus de 2 ans il y a | 1 réponse | 0
0
réponseQuestion
wlanhdlreceiver use only 64 sample to do fine symbol timming. is it enough for 40M, 80M and 16MHz wlan signal?
I am learning on the wlanHDLReceiver HDL design. the Design uses 64 data to do fine symbol timing. But in Matlab .m reference de...
plus de 2 ans il y a | 1 réponse | 0
1
réponseQuestion
evm demoded from wlan ofdm signal with comm.Phasenoise() increased round 3dB from 80MHz to 160MHz signal bandwidth.
Hi, I am using a comm.Phasenoise to check the phase noise effect on EVM for a demoduation of wlan ofdm signal. the simulation...
plus de 2 ans il y a | 1 réponse | 0
 
        
