photo

Ethan Tola


Last seen: plus de 3 ans il y a Actif depuis 2021

Followers: 0   Following: 0

Statistiques

  • First Answer
  • First Review

Afficher les badges

Feeds

Afficher par

Réponse apportée
How do i resolve this error for converting my Simulink Subsystem into a verilog code?
Hi Devendra! TL;DR: Try specifying the fractional bits in your fixed point definitions. I was having this same issue today as ...

plus de 3 ans il y a | 0