Statistiques
0 Questions
6 Réponses
RANG
3 120
of 300 781
RÉPUTATION
18
CONTRIBUTIONS
0 Questions
6 Réponses
ACCEPTATION DE VOS RÉPONSES
0.00%
VOTES REÇUS
3
RANG
of 21 088
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 171 031
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
How to create this in Simulink? std_logic_vector16 vec[0:3]
Hello Cheri, If you're generating HDL code from a Simulink subsystem using makehdl, the behavior you're describing is already s...
7 mois il y a | 1
| A accepté
Specify clock pins in HDL Reference Design
Hi John, The addClockInterface API in HDL Coder requires you to specify a connection point in your design. For instance, if you...
11 mois il y a | 1
| A accepté
simulink ip core generation
Hello, To use the AXI4-Stream interface in the IP core generation workflow in HDL Coder, you can model your algorithm to operat...
plus d'un an il y a | 0
AXI-stream interface violates AXI-stream protocol
Hello Alexander, I'd like to provide some clarity on the protocol implementation within our IP core generation workflow. When m...
presque 2 ans il y a | 0
Setting Target interface fails in Debug Zynq design using HDL and Embedded coder example.
Hello Vishnu, The error message you're seeing typically appears when a reference design requires certain non-optional interfac...
environ 2 ans il y a | 1
HDL Workflow Advisor - Step 3.2 - "Failed Index exceeds the number of array elements. Index must not exceed 2" in hdlturnkey.interface.ChannelBased/connectFrameInterfacePort
Hello, From your description it sounds like you are using the "legacy frame-based modeling" detailed in: https://www.mathwor...
plus de 2 ans il y a | 0
| A accepté
