photo

Gunjan Upadhyay


Last seen: environ 3 ans il y a Actif depuis 2021

Followers: 0   Following: 0

Statistiques

Feeds

Afficher par

Question


Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...

environ 3 ans il y a | 1 réponse | 0

1

réponse