Statistiques
11 Questions
0 Réponses
RANG
296 524
of 300 343
RÉPUTATION
0
CONTRIBUTIONS
11 Questions
0 Réponses
ACCEPTATION DE VOS RÉPONSES
54.55%
VOTES REÇUS
0
RANG
of 20 926
RÉPUTATION
N/A
CLASSEMENT MOYEN
0.00
CONTRIBUTIONS
0 Fichier
TÉLÉCHARGEMENTS
0
ALL TIME TÉLÉCHARGEMENTS
0
RANG
of 168 172
CONTRIBUTIONS
0 Problèmes
0 Solutions
SCORE
0
NOMBRE DE BADGES
0
CONTRIBUTIONS
0 Publications
CONTRIBUTIONS
0 Public Chaîne
CLASSEMENT MOYEN
CONTRIBUTIONS
0 Point fort
NOMBRE MOYEN DE LIKES
Feeds
Question
AXI4 Master Read SDRAM
I'm using a Cyclone V SoC and in my reference design I have a FPGA to HPS SDRAM Interface enabled under the HPS. I'm expecting s...
21 jours il y a | 1 réponse | 0
1
réponseQuestion
Unable to fit HDL coder design into FPGA
I'm having trouble getting the HDL IP core generated by the HDL coder to fit in the FPGA I'm targeting (Cyclone V). I'm using th...
environ 2 mois il y a | 1 réponse | 0
1
réponseQuestion
PMLSM Controller Over Active
I started with the three phase PMLSM example: https://www.mathworks.com/help/sps/ug/three-phase-pmlsm-drive.html . I modified th...
3 mois il y a | 1 réponse | 0
1
réponseQuestion
Specify the Location of custom IP cores in HDL Coder
I was following along with the instructions here: https://www.mathworks.com/help/hdlcoder/ug/define-and-add-ip-respository-to-cu...
7 mois il y a | 1 réponse | 0
1
réponseQuestion
HDL Coder with Custom IP Core
I was trying to add a custom IP core to my reference design and now when I run HDL workflow advisor using the hdl_led_blinking s...
7 mois il y a | 1 réponse | 0
1
réponseQuestion
Cannot find header file in Simulink Coder
I'm using the C Function block in Simulink to import custom C code into my model. Most of the standard C libraries I include Sim...
7 mois il y a | 2 réponses | 0
2
réponsesQuestion
Read AXI4 address locations from Simulink
How can I read a particular address location from the AXI4 interface within Simulink HDL coder? For example, if I have a referen...
8 mois il y a | 1 réponse | 0
1
réponseQuestion
Build Linux Image for HDL Coder
I'm trying to follow along with the documentation here: https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-c...
8 mois il y a | 1 réponse | 0
0
réponseQuestion
Use Conduit Interface in HDL Coder
If I have a reference design that includes an IP core with a Conduit interface, how can I reference these signals in HDL coder? ...
8 mois il y a | 1 réponse | 0
0
réponseQuestion
HDL Coder Support Package for Intel FPGA and SoC Devices Setup
I am trying to go through the hardware setup for the HDL Coder Support Package for Intel FPGA and SoC Devices. I get to the step...
9 mois il y a | 1 réponse | 0
0
réponseQuestion
Specify clock pins in HDL Reference Design
I was reading over how to register a custom reference design: https://www.mathworks.com/help/hdlcoder/ug/register-a-custom-refer...
9 mois il y a | 1 réponse | 0
