photo

shreyas


Indian Institute of Technology

Actif depuis 2012

Followers: 0   Following: 0

Message

Statistiques

  • Thankful Level 1

Afficher les badges

Feeds

Afficher par

Question


HDL Verifier and FPGA in the loop
Hello All, I am trying to use FPGA in the Loop (FIL) using HDL verifier and simulink, but I keep getting the error: Did no...

environ 12 ans il y a | 8 réponses | 2

8

réponses

Question


EDA Simulator link and Simulink Cosimulation
Hello All, I am trying to use EDA simulator link with simulink but I am getting the error: Error reported by S...

plus de 12 ans il y a | 3 réponses | 0

3

réponses