photo

soukaina


Last seen: plus d'un an il y a Actif depuis 2023

Followers: 0   Following: 0

Statistiques

Feeds

Afficher par

Question


scalarize vector ports in generation vhdl code with hdl coder
I try to implement median filter in FPGA with matlab, but in the step ''verify with cosimulation" i got that error "vector port ...

plus d'un an il y a | 1 réponse | 0

1

réponse

Question


implementation of median filtre on FPGA ?
Hi everyone, I want to design the median filter on FPGA. I got the output for median filter in matlab and also in matlab simulin...

plus d'un an il y a | 1 réponse | 0

1

réponse